Garbulina T.V., Khvatov V.M., Zheleznikov D.A. Development and Verification of Various Formats of Functional Blocks Libraries as a Part of the Design Flow for FPGAs. IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus). JAN 28-31, 2019. С. 1687-1691. DOI: 10.1109/EIConRus.2019.8657285. Q4. WOS