Home  Catalogue of authors Catalogue of works Full search Add papers Login

Transistor Reordering for Low Power CMOS Gates Using SP-BDD Representation
Authors
 Glebov A.L.
 Blaauw D.
 Jones L.G.
Date of publication
 1995
Type of work
 текст доклада на конференции
Library reference
 Glebov A.L., Blaauw D., Jones L.G. Transistor Reordering for Low Power CMOS Gates Using SP-BDD Representation. International Symposium on Low Power Design. Dana Point, California, 1995. - P. 161-165.
To IPPM site    To InfoMES site    Feedback
Copyright © 2012-2024 IPPM RAS. All Rights Reserved.
Updated and substantially revised version of system of 2016.
Design of site: IPPM RAS