Gavrilov S.V., Gudkova O.N., Soloviev Roman Timing Analysis for Complex Digital Gates and Circuits Accounting for Transistor Degradation. Proceedings of SEUA. Series “Information technologies, Electronics, Radio engineering”. March 2013. Issue 16. P. 84-93.